A 14.3% PAE parallel class-A and AB 60GHz CMOS PA
نویسندگان
چکیده
منابع مشابه
A 14.3% PAE parallel class-A and AB 60GHz CMOS PA
At 60GHz, it becomes difficult to achieve a high power added efficiency (PAE) and large output power for CMOS power amplifier (PA). A parallel class-A and AB pseudo Doherty PA is designed in CMOS 65 nm process to obtain a high PAE and large output power. The PA achieves a 9.8-dB gain at 60GHz. The measured large signal results show that a maximum power added efficiency (PAE) of 14.3% and 12.0% ...
متن کاملA 2.45 GHz 30dBm differential 0.18 μm CMOS class-E power amplifier with 42% PAE
This paper presents a 30dBm (1W) class-E power amplifier projected in a standard 0.18-μm CMOS technology. The power amplifier (PA) consists in two differentials stages. The main stage employs a cascode class-E RF power amplifier with a self-biasing circuit. The driver stage uses the technique of Injection-Locking to substantially reduce the input power signal, maintaining a high gain. At 2.45 G...
متن کاملA Cmos Class-ab Transconductance Amplifier for Switched-capacitor Applications
A novel CMOS operational transconductance amplifier (OTA) is presented, using a fully differential singlestage core OTA as input stage and a differential to single current converter as output stage, each biased at a separate current level. A large gain-bandwidth (GBW) product (2.7 MHz) and a high slew-rate (5 V//.LS) can be obtained by applying a large bias current to the core OTA. Due to the c...
متن کامل1-V CMOS Class AB Current Mirror
A CMOS class AB current mirror whose supply requirements are restricted to one threshold voltage plus three saturation voltages is presented. The circuit uses two poly resistors and two auxiliary differential amplifiers to achieve low-voltage operation, as well as control of quiescent currents and input bias voltage. A design example is implemented in a 0.5-μm standard technology and uses a 1-V...
متن کاملA 10 dBm 2.4 GHz CMOS PA
This report describes the assessment and design of a 10 dBm 2.4 GHz CMOS PA including driver stage. The PA is designed in a 0.18 μm CMOS technology. A three stage PA has been designed due to the high voltage gain needed. Class F has been chosen for the output stage. An output filter short-circuiting the second harmonic frequency and reflecting the third harmonic frequency is used to obtain the ...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: IEICE Electronics Express
سال: 2011
ISSN: 1349-2543
DOI: 10.1587/elex.8.1071